# CSE207 Digital Logic Design
## Fall 2001 Schedule

**Instructor:** Kokou Yetongnon, 
**Room:** UTEB 352, Tel. 860 486 2428 
**kokou@u-bourgogne.fr, kokou@juno.com** 
**Office hours:** Tuesday, Thursday 10:30-12:00 or by appointment

**Textbook:** DIGITAL DESIGN: PRINCIPLES AND PRACTICES, John F. Wakerly

<table>
<thead>
<tr>
<th>Week (Tu-Th)</th>
<th>Reading</th>
<th>Exams</th>
<th>Week (Tu-Th)</th>
</tr>
</thead>
</table>
| Aug. 27      | Introduction  
Number systems and codes  
**Chapter 1 and 2** |        | Aug. 27 |
| Sep. 3       | Number systems and Codes  
Digital circuits  
**Chapter 2, Chapter 3 (sections 3.1, 3.2)** |        | Sep. 3 |
| Sep. 10      | Number systems and codes  
Digital circuits: Overview and conclusion  
**Chapter 2, Chapter 3 (sections 3.1, 3.2)** | Miniproject 1 Assigned (Sept. 13) | Sep. 10 |
| Sep. 17      | Combinational logic design principles  
(Representation and analysis of logic circuits)  
**Chapter 4** |        | Sep. 17 |
| Sep. 24      | Synthesis of combinational circuit  
Minimization  
**Chapter 4** | **Homework2 due**  
(2.10, 2.11, 2.12)  
Mini Project due  
Project 1 assigned (Wed. Sept. 26) | Sep. 24 |
| Oct. 1       | Synthesis of combinational circuit  
Minimization  
**Chapter 4** | **Exam 1**  
(Thursday Oct. 4) | Oct. 1 |
| Oct. 8       | Synthesis of combinational circuit  
Minimization  
**Chapter 4** |        | Oct. 8 |
| Oct.15       | Timing Diagram and analysis  
**Chapter 4, 5** |        | Oct.15 |
| Oct. 22      | MSI  
**Chapter 5** |        | Oct. 22 |
| Oct. 29      | MIS  
Cascading, Iterative design  
**Chapter 5,6** | **Project 1 (Phase 1)**  
Due (Wed. Oct 31) | Oct. 29 |
| Nov. 5       | Sequential logic design principles  
**Chapter 7** |        | Nov. 5 |
| Nov. 12 | Sequential Logic design principles  
Chapter 7 | Exam 2  
(Tuesday Nov 13)  
Project 1 Due (Nov 14)  
Project 2 assigned (Nov 15) | Nov. 12 |
|--------|---------------------------------|----------|
| Nov. 19 | (Tuesday Nov 20 follows a friday's schedule)  
Thanksgiving recess | | Nov. 19 |
| Nov. 26 | Counters and shift registers (Chapter 8)  
Microprocessor architecture  
Chapter 10 | | Nov. 26 |
| Dec. 3 | Memory  
Overview and Review | | Dec. 3 |
| Dec. 10 | Tuesday 12/11  last day of classes  
Final exams begin 12/14 | Project 3 due  
(Due Tuesday Dec. 11)  
Final exam  
(Check Exam schedule) | Dec. 10 |

Grading: Projects (20%)  Homework (20%)  Exam 1 (15%)  Exam 2 (15%)  Final (30%)

Projects: Miniproject: 20%, Project 1: 40%, Project 2: 40%
Notes:  
1. Each homework and project will be graded out of 100.  
2. There will be a 10% penalty for every late day.  
3. Students taking course 208W should take care that they should follow only the simple stuff given in the 207 lectures.