News

Cadence Design Tools have been installed on the Linux workstations in ITEB C27.

ECE249 Very Large Scale Integrated Circuit (VLSI) Design and Simulation

Design of MOS transistors, including short channel effects in sub-micron devices; scaling laws; design rules. Layout of NMOS and CMOS logic gates; power-delay calculations. Design of static and/or dynamic memories. Laboratory emphasizes schematic capture, simulation, timing analysis and testing; layout of custom IC's; use of VHDL.

ECE 6421 (old #: 359) Graduate Level - Digital VLSI Design

CMOS devices and manufacturing technology. Digital CMOS logic gate and their layout. Combinational and sequencial circuit design. Various digital design styles and architectures. Noise sources and signal integrity in digital design. Arithmetic circuits, memories and other novel circuits. Design techniques for dynamic and static power reduction. Power supply issues, interconnect analysis, clocking and synchronization. CAD tools for layout, extraction and simulation. Verilog-HDL languages and Cadence design automation tools.

Research Labs in which Cadence Design Tools are used

Micro/Optoelectronics Research Laboratory, F.C. Jain.This laboratory is equipped with CVD reactors for Ge and Si growth; MOCVD reactors for ZnS, ZnMgSSe, ZnZnCdSe growth (including a quantum dot growth setup) and PL and X-Ray setups for characterization; a photolithographic clean room to process lasers, transistors and integrated circuits; measurement setups to characterize lasers, modulators, and filters; and dedicated workstations for computer-aided design (Cadence Tools) and simulation. Current research is focused on 1.55 micron MQW optical modulators, tunable lasers, SiGe FETs, terahertz MODFETs and quatum interference transistors, quantum dot-based nanophosphors and lasers. 

Noise Lab, A.F. M. Anwar.This laboratory focuses on modeling and measurement of noise in quantum size effect electronic/photonic devices using Cadence tools and other simulation tools. 

Information is provided "as is" without warranty of any kind. No statement is made and no attempt has been made to examine the information, either with respect to operability, origin, authorship, or otherwise. Please use this information at your own risk. We recommend using it on a copy of your data to be sure you understand what it does under your conditions. Keep your master intact until you are satisfied with the use of this information within your environment.

Cadence is a registered trademark of Cadence Design Systems, Inc., 2655 Seely Avenue, San Jose, CA 95134.

For more information, please contact Dr. Yunsi Fei. 

Last Modified: Sept. 16th, 2008