

VLSI Design Verification and Testing

Memory Testing

Mohammad Tehranipoor
Electrical and Computer Engineering
University of Connecticut

8 April 2008

1


Overview

- Motivation and introduction
- Functional model of a memory
- A simple minded test and its limitations
- Fault models
- March tests and their capabilities
- Neighborhood tests
- Summary

8 April 2008

2

Memory Cells Per Chip



➤ Memories contribute to 70-80% of the today's SOC area.

8 April 2008

3

Test Time in Seconds (Memory Size n Bits)

Size n	Number of Test Algorithm Operations			
	n	$n \times \log_2 n$	$n^{3/2}$	n^2
1 Mb	0.06	1.26	64.5	18.3 hr
4 Mb	0.25	5.54	515.4	293.2 hr
16 Mb	1.01	24.16	1.2 hr	4691.3 hr
64 Mb	4.03	104.7	9.2 hr	75060.0 hr
256 Mb	16.11	451.0	73.3 hr	1200959.9 hr
1 Gb	64.43	1932.8	586.4 hr	19215358.4 hr
2 Gb	128.9	3994.4	1658.6 hr	76861433.7 hr

Memory cycle time = 60ns

➤ Test time is an important parameter for memory testing.

8 April 2008

4

Faults

- **System** -- Mixed electronic, electromechanical, chemical, and photonic system (MEMS technology)
- **Failure:**
 - Incorrect or interrupted system behavior
- **Error:**
 - Manifestation of fault in system
- **Fault:**
 - Physical difference between good & bad system behavior

8 April 2008

5

Fault Types

- **Fault types:**
 - **Permanent:**
 - System is broken and stays broken the same way indefinitely
 - **Transient:**
 - Fault temporarily affects the system behavior, and then the system reverts to the good machine -- time dependency, caused by environmental condition
 - **Intermittent:**
 - Sometimes causes a failure, sometimes does not

8 April 2008

6

Failure Mechanisms

- **Permanent faults:**
 - Missing/Added Electrical Connection
 - Broken Component (IC mask defect or silicon-to-metal connection)
 - Burnt-out Chip Wire
 - Corroded connection between chip & package
 - Chip logic error (Pentium division bug OR Pentium FDIV bug)

8 April 2008

7

Failure Mechanisms (Continued)

- **Transient Faults:**
 - Cosmic Ray
 - An α particle (ionized Helium atom)
 - Air pollution (causes wire short/open)
 - Humidity (temporary short)
 - Temperature (temporary logic error)
 - Pressure (temporary wire open/short)
 - Vibration (temporary wire open)
 - Power Supply Fluctuation (logic error)
 - Electromagnetic Interference (coupling)
 - Static Electrical Discharge (change state)
 - Ground Loop (misinterpreted logic value)

8 April 2008

8

Failure Mechanisms (Continued)

- **Intermittent Faults:**
 - Loose Connections
 - Aging Components (changed logic delays)
 - Hazards and Races in critical timing paths (bad design)
 - Resistor, Capacitor, Inductor variances (timing faults)
 - Physical Irregularities (narrow wire -- high resistance)
 - Electrical Noise (memory state changes)

8 April 2008

9


Fault Modeling

- **Behavioral (black-box) Model:**
 - State machine modeling all memory content combinations -- Intractable
- **Functional (gray-box) Model:**
 - Used.
- **Logic Gate Model:**
 - Not used -- Inadequately models transistors & capacitors
- **Electrical Model:**
 - Very expensive
- **Geometrical Model -- Layout Model:**
 - Used with *Inductive Fault Analysis*

8 April 2008

10


Memory Test Levels



8 April 2008

11

Functional Model



8 April 2008

12


Reduced Functional Model (Van de Goor)

- n Memory bits, B bits/word, n/B addresses
- Access happens when Address Latch contents change
- Low-order address bits operate column decoder, high-order operate row decoder
- read -- Precharge bit lines, then activate row
- write -- Keep driving bit lines during evaluation
- Refresh -- Read all bits in 1 row and simultaneously refresh them

8 April 2008

15

Simplified Functional Model



8 April 2008

14

A simple minded test

```

for cell := 0 to n - 1 (or any other order) do
  write 0 to A [cell];
  read A [cell]; { Expected value = 0 }
  write 1 to A [cell];
  read A [cell]; { Expected value = 1 }
end for;
    
```

What does this test achieve?

What kind of faults does it detect and its fault coverage?

8 April 2008

15

Functional Faults

Fault	Functional fault
SAF	a Cell stuck
SAF	b Driver stuck
SAF	c Read/write line stuck
SAF	d Chip-select line stuck
SAF	e Data line stuck
SAF	f Open circuit in data line
CF	g Short circuit between data lines
CF	h Crosstalk between data lines
AF	i Address line stuck
AF	j Open circuit in address line
AF	k Shorts between address lines
AF	l Open circuit in decoder
AF	m Wrong address access
AF	n Multiple simultaneous address access
TF	o Cell can be set to 0 (1) but not to 1 (0)
NPSE	p Pattern sensitive cell interaction

8 April 2008

16

Reduced Functional Faults


	Fault
SAF	Stuck-at fault
TF	Transition fault
CF	Coupling fault
NPSE	Neighborhood Pattern Sensitive fault

8 April 2008


17

Stuck-at Faults

- **Condition:** For each cell, must read a 0 and a 1.



(a) State diagram of a good cell.




(b) SA0 fault. (c) SA1 fault.

8 April 2008

18

Transition Faults

- Cell fails to make $0 \rightarrow 1$ or $1 \rightarrow 0$ transition
- Condition:** Each cell must undergo a \uparrow transition and a \downarrow transition, and be read after such, before undergoing any further transitions.



$\langle \uparrow; \downarrow \rangle$ transition fault

8 April 2008

19

Coupling Faults

- Coupling Fault (CF):**
 - Transition in bit j causes unwanted change in bit i
- 2-Coupling Fault:**
 - Involves 2 cells, special case of k -Coupling Fault
 - Must restrict k cells to make practical
- Inversion and Idempotent CFs:**
 - special cases of 2-Coupling Faults
- Bridging and State Coupling Faults** involve any # of cells, caused by logic level
- Dynamic Coupling Fault (CFdyn):**
 - Read or write on j forces i to 0 or 1

8 April 2008

20


Inversion Coupling Faults (CFin)

- \uparrow or \downarrow in cell j inverts contents of cell i
- Condition:** For all cells that are coupled, each should be read after a series of possible CFins may have occurred, and the # of coupled cell transitions must be odd (to prevent the CFins from masking each other).
- $\langle \downarrow; \uparrow \rangle$ and $\langle \uparrow; \downarrow \rangle$

8 April 2008

21


Good Machine State Transition Diagram



8 April 2008

22

CFin State Transition Diagram



(b) State diagram of an $\langle \uparrow; \downarrow \rangle$ CFin.

8 April 2008

23


Idempotent Coupling Faults (CFid)

- \uparrow or \downarrow transition in j sets cell i to 0 or 1
- Condition:** For all coupled faults, each should be read after a series of possible CFids may have happened, such that the sensitized CFids do not mask each other.
- Asymmetric:** coupled cell only does \uparrow or \downarrow
- Symmetric:** coupled cell does both due to fault
- $\langle \uparrow; 0 \rangle$, $\langle \downarrow; 1 \rangle$, $\langle \downarrow; 0 \rangle$, $\langle \uparrow; 1 \rangle$

8 April 2008

24

CFid Example



8 April 2008

25

Dynamic Coupling Faults (CFdyn)

- Read or write in cell of 1 word forces cell in different word to 0 or 1
- $\langle r0 \mid w0; 0 \rangle$, $\langle r0 \mid w0; 1 \rangle$, $\langle r1 \mid w1; 0 \rangle$, and $\langle r1 \mid w1; 1 \rangle$
 - \mid Denotes "OR" of two operations
- More general than CFid, because a CFdyn can be sensitized by any read or write operation

8 April 2008

26

Bridging Faults


- Short circuit between 2+ cells or lines
- 0 or 1 state of *coupling cell*, rather than coupling cell transition, causes *coupled cell* change
- Bidirectional fault -- *i* affects *j*, *j* affects *i*
- AND Bridging Faults (ABF):
 - $\langle 0,0 \mid 0,0 \rangle$, $\langle 0,1 \mid 0,0 \rangle$, $\langle 1,0 \mid 0,0 \rangle$, $\langle 1,1 \mid 1,1 \rangle$
- OR Bridging Faults (OBF):
 - $\langle 0,0 \mid 0,0 \rangle$, $\langle 0,1 \mid 1,1 \rangle$, $\langle 1,0 \mid 1,1 \rangle$, $\langle 1,1 \mid 1,1 \rangle$

8 April 2008

27

State Coupling Faults


- Coupling cell / line *j* is in a given state *y* that forces coupled cell / line *i* into state *x*
- $\langle 0; 0 \rangle$, $\langle 0; 1 \rangle$, $\langle 1; 0 \rangle$, $\langle 1; 1 \rangle$



8 April 2008

28


Fault Modeling Example 1



8 April 2008

29

Fault Modeling Example 2



8 April 2008

30

March Test Notation

- **r0** -- Read a 0 from a memory location
- **r1** -- Read a 1 from a memory location
- **w0** -- Write a 0 to a memory location
- **w1** -- Write a 1 to a memory location
- **↑** -- Write a 1 to a cell containing 0
- **↓** -- Write a 0 to a cell containing 1

8 April 2008

31

March Test Notation (Continued)

- **↕** -- Complement the cell contents
- **↑** -- Increasing memory addressing
- **↓** -- Decreasing memory addressing
- **↕** -- Either increasing or decreasing

8 April 2008

32

Functional RAM Testing with March Tests

- **March Tests can detect AFs -- NPSF Tests Cannot**
- **Conditions for AF detection:**
 - Need **↑(rx, w \bar{x})**
 - Need **↓(r \bar{x} , wx)**

MATS+ March Test

8 April 2008

33


MATS+ March Test

- M0:** { March element **↕(w0)** }
 for cell := 0 to n - 1 (or any other order) do
 write 0 to A [cell];
- M1:** { March element **↑(r0, w1)** }
 for cell := 0 to n - 1 do
 read A [cell]; { Expected value = 0 }
 write 1 to A [cell];
- M2:** { March element **↓(r1, w0)** }
 for cell := n - 1 down to 0 do
 read A [cell]; { Expected value = 1 }
 write 0 to A [cell];

8 April 2008

34

MATS+ Example Cell (2,1) SA0 Fault




MATS+:
{ M0: ↕(w0); M1: ↑(r0, w1); M2: ↓(r1, w0) }

8 April 2008

35

MATS+ Example Cell (2, 1) SA1 Fault




MATS+:
{ M0: ↕(w0); M1: ↑(r0, w1); M2: ↓(r1, w0) }

8 April 2008

36

MATS+ Example: Multiple AF Type C

- Cell (2,1) is not addressable
- Address (2,1) maps into (3,1) & vice versa
- Can't write (2,1), read (2,1) gives random #




MATS+:
 \uparrow M0: \downarrow (w0); M1: \uparrow (r0, w1); M2: \downarrow (r1, w0)

8 April 2008

37

Address Decoder Faults (ADFs)

- Address decoding error assumptions:
 - Decoder does not become sequential
 - Same behavior during both read & write
- Multiple ADFs must be tested for
- Decoders have CMOS stuck-open faults



8 April 2008

38

Theorem 9.2

- A March test satisfying conditions 1 & 2 detects all address decoder faults.
- ... Means any # of read or write operations
- Before condition 1, must have wx element
 - x can be 0 or 1, but must be consistent in test

Condition	March element
1	\uparrow (rx, ..., w \bar{x})
2	\downarrow (r \bar{x} , ..., wx)

8 April 2008

39

Irredundant March Tests

Algorithm	Description
MATS	{ \downarrow (w0); \uparrow (r0, w1); \uparrow (r1) }
MATS+	{ \downarrow (w0); \uparrow (r0, w1); \downarrow (r1, w0) }
MATS++	{ \downarrow (w0); \uparrow (r0, w1); \downarrow (r1, w0, r0) }
MARCH X	{ \downarrow (w0); \uparrow (r0, w1); \downarrow (r1, w0); \uparrow (r0) }
MARCH C—	{ \downarrow (w0); \uparrow (r0, w1); \uparrow (r1, w0); \downarrow (r0, w1); \downarrow (r1, w0); \uparrow (r0) }
MARCH A	{ \downarrow (w0); \uparrow (r0, w1, w0, w1); \uparrow (r1, w0, w1); \downarrow (r1, w0, w1, w0); \downarrow (r0, w1, w0) }
MARCH Y	{ \downarrow (w0); \uparrow (r0, w1, r1); \downarrow (r1, w0, r0); \uparrow (r0) }
MARCH B	{ \downarrow (w0); \uparrow (r0, w1, r1, w0, r0, w1); \uparrow (r1, w0, w1); \downarrow (r1, w0, w1, w0); \downarrow (r0, w1, w0) }

8 April 2008

40

March Test Summary

Algorithm	SAF	AF	TF	CF	CF	CF	SCF	Linked
			in	id	dyn			Faults
MATS	All	Some						
MATS+	All	All						
MATS++	All	All	All					
MARCH X	All	All	All	All				
MARCH C—	All	All	All	All	All	All	All	
MARCH A	All	All	All	All				Some
MARCH Y	All	All	All	All				Some
MARCH B	All	All	All	All				Some

e.g. Tests for TFs and CFs read the 0 or 1 state of every cell in the memory, so they also satisfy the condition for testing the SAFs.

8 April 2008

41

March Test Complexity

Algorithm	Complexity
MATS	4n
MATS+	5n
MATS++	6n
MARCH X	6n
MARCH C—	10n
MARCH A	15n
MARCH Y	8n
MARCH B	17n

8 April 2008


42

Neighborhood Pattern Sensitive Coupling Faults

8 April 2008

45

RAM Organization



8 April 2008

44

Notation


- **ANPSF:**
 - *Active Neighborhood Pattern Sensitive Fault*
- **APNPSF:**
 - *Active and Passive Neighborhood PSF*
- **Neighborhood:**
 - *Immediate cluster of cells whose pattern makes base cell fail*
- **NPSF:**
 - *Neighborhood Pattern Sensitive Fault*
- **PNPSF:**
 - *Passive Neighborhood PSF*
- **SNPSF:**
 - *Static Neighborhood Pattern Sensitive Fault*

8 April 2008

45

Type 1 Active NPSF

- **Active:** Base cell changes when one deleted neighborhood cell transitions
- **Condition for detection & location:** Each base cell must be read in state 0 and state 1, for all possible deleted neighborhood pattern changes.




8 April 2008

46

Type 2 Active NPSF

- **Used when diagonal couplings are significant, and do not necessarily cause horizontal/vertical coupling**



8 April 2008

47

Passive NPSF

- **Passive:** A certain neighborhood pattern prevents the base cell from changing
- **Condition for detection and location:** Each base cell must be written and read in state 0 and in state 1, for all deleted neighborhood pattern changes.

8 April 2008

48

Static NPSF

- **Static:** Base cell forced into a particular state when deleted neighborhood contains particular pattern.
- Differs from *active* -- need not have a transition to sensitive SNPSF
- **Condition for detection and location:** Apply all 0 and 1 combinations to *k*-cell neighborhood, and verify that each base cell was written.

8 April 2008

49

Summary

- Functional and fault model of memory
 - Many fault models
- March tests and their capabilities
 - Variety of tests
- Neighborhood pattern sensitive tests
 - Variety of fault models and tests

8 April 2008

50

Appendix

8 April 2008

51

Density and Defect Trends

- 1970 -- DRAM Invention (Intel) 1024 bits
- 1993 -- 1st 256 MBit DRAM papers
- 1997 -- 1st 256 MBit DRAM samples
 - 1 ϕ /bit --> 120×10^{-6} μ bit
- Kilburn -- Ferranti Atlas computer (Manchester U.) -- Invented Virtual Memory
 - 1997 -- Cache DRAM -- SRAM cache + DRAM now on 1 chip

8 April 2008

52

Physical Failure Mechanisms

- Corrosion
- Electromigration
- Bonding Deterioration -- Au package wires interdiffuse with Al chip pads
- Ionic Contamination -- Na⁺ diffuses through package and into FET gate oxide
- Alloying -- Al migrates from metal layers into Si substrate
- Radiation and Cosmic Rays -- 8 MeV, collides with Si lattice, generates n - p pairs, causes soft memory error


8 April 2008

53

Multiple Fault Models

- **Coupling Faults:** In real manufacturing, any # can occur simultaneously
- **Linkage:** A fault influences behavior of another
- **Example March test that fails:**


- { $\downarrow(w0)$; $\uparrow(r0, w1)$; $\downarrow(w0, w1)$; $\downarrow(r1)$ }
- Works only when faults not linked



8 April 2008

54

Fault Hierarchy




8 April 2008

55

Tests for Linked AFs

- Cases 1, 2, 3 & 5 -- Unlinked
- Cases 4 & 6 -- Linked



8 April 2008

56

DRAM/SRAM Fault Modeling

DRAM or SRAM Faults	Model
Shorts & opens in memory cell array	SAF, SCF
Shorts & opens in address decoder	AF
Access time failures in address decoder	Functional
Coupling capacitances between cells	CF
Bit line shorted to word line	IDDQ
Transistor gate shorted to channel	IDDQ
Transistor stuck-open fault	SOF
Pattern sensitive fault	PSF
Diode-connected transistor 2 cell short	
Open transistor drain	
Gate oxide short	
Bridging fault	

8 April 2008

57

SRAM Only Fault Modeling

Faults found only in SRAM	Model
Open-circuited pull-up device	DRF
Excessive bit line coupling capacitance	CF

8 April 2008

58

DRAM Only Fault Modeling


Faults only in DRAM	Model
Data retention fault (sleeping sickness)	DRF
Refresh line stuck-at fault	SAF
Bit-line voltage imbalance fault	PSF
Coupling between word and bit line	CF
Single-ended bit-line voltage shift	PSF
Precharge and decoder clock overlap	AF

8 April 2008

59

Type 1 Tiling Neighborhoods

- Write changes k different neighborhoods
- *Tiling Method*: Cover all memory with non-overlapping neighborhoods



8 April 2008

60

Two Group Method

- Only for Type-1 neighborhoods
- Use checkerboard pattern, cell is simultaneously a base cell in group 1, and a deleted neighborhood cell in 2

```
A b B b A b B b
b C b D b C b D
B b A b B b A b
b D b C b D b C
A b B b A b B b
b C b D b C b D
B b A b B b A b
b D b C b D b C
```

(a) Labels of cells of group-1.

```
b A b B b A b B
C b D b C b D b
b B b A b B b A
D b C b D b C b
b A b B b A b B
C b D b C b D b
b B b A b B b A
D b C b D b C b
```

(b) Labels of cells of group-2.

8 April 2008

61

RAM Tests for Layout-Related Faults

Inductive Fault Analysis:

- 1 Generate defect sizes, location, layers based on fabrication line model
- 2 Place defects on layout model
- 3 Extract defective cell schematic & electrical parameters
- 4 Evaluate cell testing

8 April 2008

62

Memory Testing Summary

- Multiple fault models are essential
- Combination of tests is essential:
 - March -- SRAM and DRAM
 - NPSF -- DRAM
 - DC Parametric -- Both
 - AC Parametric -- Both
- *Inductive Fault Analysis* is now required

8 April 2008

63