

VLSI Design Verification and Testing

Combinational ATPG Basics

Mohammad Tehranipoor
Electrical and Computer Engineering
University of Connecticut

1


Overview

- Structural vs. functional test
- Definitions
- Completeness
- Conditions for finding a test
- Algebras
- Types of Algorithms – classical
- Complexity

2


Functional vs. Structural ATPG

64-bit ripple-carry adder



3

Carry Circuit



4

Functional vs. Structural (Contd.)

- **Functional ATPG – generate complete set of tests for circuit input-output combinations**
 - 129 inputs, 65 outputs:
 - $2^{129} = 680,564,733,841,876,926,926,749,214,863,536,422,912$ patterns
 - Using 1 GHz ATE, would take 2.15×10^{22} years
- **Structural test:**
 - # redundant adder hardware, 64 bit slices
 - Each with 27 faults (using fault equivalence)
 - At most $64 \times 27 = 1728$ faults (tests)
 - Takes 0.000001728 s on 1 GHz ATE
- Designer gives small set of functional tests – augment with structural tests to boost coverage to 98+ %

5


Exhaustive Algorithm

- For n -input circuit, generate all 2^n input patterns
- Infeasible, unless circuit is partitioned into cones of logic, with ≤ 15 inputs
 - Perform exhaustive ATPG for each cone
 - Misses faults that require specific activation patterns for multiple cones to be tested

6

Random-Pattern Generation

- Flow chart for method
- Use to get tests for 60-80% of faults, then switch to D-algorithm or other ATPG for rest



7

Definition of Automatic Test-Pattern Generator

- Operations on digital hardware:**
 - Inject fault into circuit modeled in computer
 - Use various ways to **activate** and **propagate** fault effect through hardware to circuit output
 - Output flips from expected to faulty signal
- Electron-beam (E-beam) test** observes internal signals
 - "picture" of nodes charged to 0 and 1 in different colors
 - Eliminates the need to propagate the fault effect to the POs
 - Too expensive
- Scan design** – add test hardware to all flip-flops to make them a giant shift register in test mode
 - Can shift state in, scan state out
 - Widely used – makes sequential test combinational
 - Costs: 5 to 20% chip area, circuit delay, extra pin, longer test sequence

8

Algorithm Completeness

- Definition:**
 - Algorithm is **complete** if it ultimately can search entire binary (decision) space, as needed, to generate a test
- Untestable fault** – no test for it even after entire space is searched
- Combinational circuits only** – untestable faults are **redundant**, showing the presence of unnecessary hardware

9

ATPG Algebras: Notation

Symbol	Meaning	Good Machine	Failing Machine	
D	1/0	1	0	Roth's Algebra
\bar{D}	0/1	0	1	
0	0/0	0	0	
1	1/1	1	1	
X	X/X	X	X	Muth's Additions
G0	0/X	0	X	
G1	1/X	1	X	
F0	X/0	X	0	
F1	X/1	X	1	

10

Roth's and Muth's Higher-Order Algebras

- Represent two machines, which are simulated **simultaneously** by a computer program:
 - Good circuit machine (1st value)
 - Bad circuit machine (2nd value)
- Better to represent both in the algebra:
 - Need only **1 pass** of ATPG to solve both
 - Good machine values that preclude bad machine values become obvious sooner & vice versa
- Needed for complete ATPG:
 - Combinational: Multi-path sensitization, Roth Algebra
 - Sequential: Muth Algebra -- good and bad machines may have different initial values due to fault


11

Conditions for Finding a Test

- Fault excitation** – the signal value at the fault site must be different from the value of the stuck-at fault (thus fault site must contain a D or a \bar{D})
- Propagation:** The fault effect must be propagated to a primary output (a D or a \bar{D} must appear at the output)
- Some simple observations
 - There must be at least a D or a \bar{D} on some circuit nets)
 - D's must form a chain to some output

12

Boolean Difference Symbolic Method (Sellers *et al.*)



$g = G(X_1, X_2, \dots, X_n)$ for the fault site
 $f_j = F_j(g, X_1, X_2, \dots, X_n)$
 $1 \leq j \leq m$
 $X_i = 0 \text{ or } 1 \text{ for } 1 \leq i \leq n$

15


Boolean Difference (Sellers, Hsiao, Bearnson)

- Shannon's Expansion Theorem:
 $F(X_1, X_2, \dots, X_n) = X_1 \cdot F(X_1, 1, \dots, X_n) + \overline{X_1} \cdot F(X_1, 0, \dots, X_n)$
 - Boolean Difference (partial derivative):
 $\frac{\partial F_j}{\partial g} = F_j(1, X_1, X_2, \dots, X_n) \oplus F_j(0, X_1, \dots, X_n)$
 - Fault Detection Requirements for **g stuck-at 0**:
 $G(X_1, X_2, \dots, X_n) = 1 \rightarrow$ Activates (sensitize) the fault
 $\frac{\partial F_j}{\partial g} = F_j(1, X_1, X_2, \dots, X_n) \oplus F_j(0, X_1, \dots, X_n) = 1$
- Propagates the fault

14

Path Sensitization Method - Example


- Fault Sensitization (activation)
- Fault Propagation
- Line Justification



15

Path Sensitization Method - Example

- Try path **f-h-k-L**. This path is blocked at **j**, since there is no way to justify the 1 on **i**.




Non-controlling value for AND/NAND: 1
 Non-controlling value for OR/NOR: 0

16

Path Sensitization Method


- Try simultaneous paths **f-h-k-L** and **g-i-j-k-L**. These paths blocked at **k** because **D-frontier** (chain of \overline{D} or **D**) disappears



17

Path Sensitization Method

- Final try: path **g-i-j-k-L** - test found!



18

Computational Complexity

- Ibarra and Sahni analysis – *NP-Complete* (no polynomial expression found for compute time, presumed to be exponential)
- Worst case:
 - no_pi inputs, 2^{no_pi} input combinations
 - no_ff flip-flops, 4^{no_ff} initial flip-flop states (good machine 0 or 1 \times bad machine 0 or 1)
 - The work to forward or reverse simulate n logic gates $\propto n$
- Complexity: $O(n \times 2^{no_pi} \times 4^{no_ff})$

19

Origins of Stuck-Faults

- Eldred (1959) – First use of structural testing for the Honeywell *Datamatic 1000* computer
- Galey, Norby, Roth (1961) – First publication of stuck-at-0 and stuck-at-1 faults
- Seshu & Freeman (1962) – Use of stuck-faults for parallel fault simulation
- Poage (1963) – Theoretical analysis of stuck-at faults

20

History of Algorithm Speedups

Algorithm	Est. speedup over D-ALG (normalized to D-ALG time)	Year
D-ALG	1	1966
PODEM	7	1981
FAN	23	1983
TOPS	292	1987
SOCRATES	1574 \uparrow ATPG System	1988
Waicukauski et al.	2189 \uparrow ATPG System	1990
EST	8765 \uparrow ATPG System	1991
TRAN	3005 \uparrow ATPG System	1993
Recursive learning	485	1995
Tafertshofer et al.	25057	1997

21

Analog Fault Modeling Impractical for Logic ATPG

- Huge # of different possible analog faults in digital circuit
- Exponential complexity of ATPG algorithm – a 20 flip-flop circuit can take days of computing
 - Cannot afford to go to a lower-level model
- Most test-pattern generators for digital circuits cannot even model at the transistor switch level (see textbook for 5 examples of switch-level ATPG)

22

Boolean Satisfiability

- 2SAT: $x_j \bar{x}_j + x_j \bar{x}_k + x_j \bar{x}_m \dots = 0$
(2-literals)

$$x_p x_y + x_r \bar{x}_s + x_t \bar{x}_u \dots = 0$$


- 3SAT: $x_j x_j \bar{x}_k + x_j \bar{x}_k \bar{x}_l + x_j \bar{x}_m \bar{x}_n \dots = 0$
(3-literals)

$$x_p x_y + x_r \bar{x}_s x_t + x_t x_u \bar{x}_v \dots = 0$$

23

Satisfiability Example for AND Gate

- $\sum a_k b_k c_k = 0$ (non-tautology) or
 $\prod (a_k + b_k + c_k) = 1$ (satisfiability)



- AND gate signal relationships:

Cube:	
□ If $a = 0$, then $z = 0$	$\bar{a}z$
□ If $b = 0$, then $z = 0$	$\bar{b}z$
□ If $z = 1$, then $a = 1$ AND $b = 1$	$z\bar{a}\bar{b}$
□ If $a = 1$ AND $b = 1$, then $z = 1$	$ab\bar{z}$
- Sum to get: $\bar{a}z + \bar{b}z + ab\bar{z} = 0$ *Trivially true*
(third relationship is redundant with 1st two)

24


Pseudo-Boolean and Boolean False Functions

- **Pseudo-Boolean function:** use ordinary + -- integer arithmetic operators
 - Complementation of x represented by $1 - x$
 - $F_{pseudo-Bool} = 2z + ab - az - bz - abz = 0$
- **Energy function representation:** let any variable be in the range (0, 1) in pseudo-Boolean function
- **Boolean false expression:**
 $f_{AND}(a, b, z) = z \oplus (ab) = \bar{a}z + \bar{b}z + ab\bar{z}$

25


AND Gate Implication Graph

- Really efficient
- Each variable has 2 nodes, one for each literal
- If ... then clause represented by edge from if literal to then literal
- Transform into *transitive closure graph*
 - When node true, all reachable states are true
- ANDing operator \wedge used for 3SAT relations



26


Circuit and Binary Decision Tree



27

Binary Decision Diagram

- BDD – Follow path from source to sink node – product of literals along the path gives Boolean value at sink
- Rightmost path: $A\bar{B}\bar{C} = 1$
- Problem: Size varies greatly with variable order



28

Summary

- Basic definitions explained
- Developed notation and required algebra that will be used for test generation and fault simulation
- Basics of test generation developed
- Complexity of test generation addressed
- Appendix contains historical reference to the stuck-at fault model, an example of BDD, an instantiation of SAT problem.

29