


Basics of VLSI Design and Test

Mohammad Tehranipoor

ECE4095/6095: Introduction to Hardware Security & Trust
University of Connecticut
ECE Department


nMOS transistor

- If the gate is "high", the switch is on
- If the gate is "low", the switch is off




pMOS transistor

- If the gate is "low", the switch is on
- If the gate is "high", the switch is off




Solution: CMOS




- No static current flow
- Less current means less power

CMOS Inverter First-Order DC Analysis




CMOS Inverter: Transient Response



CL is composed of the drain diffusion capacitances of the NMOS and PMOS transistors, the capacitance of connecting wires, and the input capacitance of the fan-out gates

Performance Characterization

- Interconnect delay



25 December 2012

7

Boolean Algebra

- Basic operators

- AND

$$f(A, B) = A \cdot B = A \cap B$$



A	B	A·B
0	0	0
0	1	0
1	0	0
1	1	1

- OR

$$f(A, B) = A + B = A \cup B$$



A	B	A+B
0	0	0
0	1	1
1	0	1
1	1	1

25 December 2012

8

Boolean Algebra

- Basic operators

- NAND

$$f(A, B) = \overline{A \cdot B} = \overline{A \cap B}$$



A	B	$\overline{A \cdot B}$
0	0	1
0	1	1
1	0	1
1	1	0

- NOR

$$f(A, B) = \overline{A + B} = \overline{A \cup B}$$



A	B	$\overline{A + B}$
0	0	1
0	1	0
1	0	0
1	1	0

25 December 2012

9

Boolean Algebra

- Basic operators

- XOR

$$f(A, B) = A \oplus B$$



A	B	$A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0

25 December 2012



10

Boolean Algebra

- DeMorgan's Theorem

$$\overline{A + B} = \overline{A} \cdot \overline{B}$$

$$\overline{A \cdot B} = \overline{A} + \overline{B}$$



25 December 2012

11

Boolean Algebra

- Truth Tables

A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

- Representation of the function to be realized

- Sum of Products representation
 - Sum of minterms

$$F = \overline{A}BC + \overline{A}B\overline{C} + A\overline{B}C + A\overline{B}\overline{C} + ABC$$

- Product of Sums representation
 - Product of maxterms


$$F = (A + B + C) \cdot (A + B + \overline{C}) \cdot (\overline{A} + B + \overline{C})$$

25 December 2012

12

CMOS Logic Implementations

- Inverter




25 December 2012

13

CMOS Logic Implementations

- NOR




25 December 2012

14

CMOS Logic Implementations

- NAND




25 December 2012

15

CMOS Logic Implementations

- Multi-input NOR




25 December 2012

16

CMOS Logic Implementations

- General CMOS combinational logic



25 December 2012

17

What is VLSI design?

- The process of creating an integrated circuit from specifications to fabrication

What is an integrated circuit?


- A single integrated component that contains all the primary elements of an electrical circuit: transistors, wiring, resistors, capacitors, etc.

25 December 2012

18

VLSI Design Automation


- Large number of components
- Optimize requirements for higher performance
 - Performance relates to speed, power and size.
- Time to market competition
- Cost
 - Using computer makes it cheaper by reducing time-to-market.



25 December 2012

19


VLSI Design Cycle



25 December 2012

20

VLSI Design Cycle




25 December 2012

21

Semiconductor Processing


- How do we make a transistor?
 - How do you control where the features get placed?
 - Photo lithography masks



25 December 2012

22


Wafer Processing



25 December 2012

23

Intel 4004




- First microprocessor
- Designed in 1971
- 2300 transistors
- 10-um process
- ~100 KHz

25 December 2012

24

Intel Itanium Processor



- Released in 2005
- 1.72 Billion transistors
- 90-nm process
- 2 GHz

25 December 2012

25

Design methodology

- Functional specification
 - What does the chip do?
- Behavioral specification
 - How does it do it? (abstractly)
- Logic design
 - How does it do it? (logically)
- Layout
 - How does it do it? (physically)

25 December 2012

26

Design constraints


- Budget
 - Total cost
- Silicon area
- Power requirements
 - Dynamic
 - Static
- Speed
 - Performance
- Schedule
 - Time to market

25 December 2012

27

Functional specification

- Full adder



25 December 2012

28

Behavioral specification

- VHDL
- Verilog

```
entity adder is
    -- i0, i1 and the carry-in ci are inputs of the adder.
    -- s is the sum output, co is the carry-out.
    port (i0, i1 : in bit; ci : in bit; s : out bit; co : out bit);
end adder;
architecture rtl of adder is
    begin -- This full-adder architecture contains two concurrent assignment.
        -- Compute the sum. s <= i0 xor i1 xor ci;
        -- Compute the carry. co <= (i0 and i1) or (i0 and ci) or (i1 and ci);
    end rtl;
end adder;
```

25 December 2012

29

Behavioral specification

```
module fulladder (a,b,cin,sum,cout);
    input a,b,cin;
    output sum,cout;

    reg sum,cout;
    always @ (a or b or cin)
    begin
        sum <= a ^ b ^ cin;
        cout <= (a & b) | (a & cin) | (b & cin);
    end
endmodule
```


25 December 2012

30

Logic design

Full Adder Truth Table


CARRY IN	input B	input A	CARRY OUT	SUM digit
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1



25 December 2012

31


Transistor schematic



25 December 2012

32


Layout



25 December 2012

33

Design Process is Iterative



25 December 2012

34

VLSI design methodologies

- Full custom
 - Design for performance-critical cells
 - Very expensive
- Standard cell
 - Faster
 - Performance is not as good as full custom
- Gate array
- Field Programmable Gate Array

25 December 2012

35

Comparison of Design Styles

	Full Custom	Standard Cell	Gate Array	FPGA
Area	Compact	Moderate	Moderate	Large
Performance	High	Moderate	Moderate	Low
Production Volume:	Mass Production Volume	Medium Production Volume	Medium Production Volume	Low Production Volume
Complexity:	High			Low

25 December 2012

36

VLSI Chip Yield

- A manufacturing defect in the fabrication process causes electrically malfunctioning circuitry.
- A chip with no manufacturing defect is called a good chip.
 - The defective ones are called bad chips.
- Percentage of good chips produced in a manufacturing process is called the *yield*.
- Yield is denoted by symbol *Y*.

$$Y = \frac{\text{\# of good die}}{\text{\# total manufactured die}}$$

- How to separate bad chips from the good ones?


TEST ALL CHIPS

25 December 2012

37

Why Does Test Matter ?

- In simple terms, TEST identifies the defective chips
- Some bad chips (■) are easy to find




- Some other are difficult (□)
- Test is associated with
 - Cost
 - Return Of Investment (ROI)
 - ¥ € \$ - Money

25 December 2012

38

Testing Principle



25 December 2012

39

Contract between design house and fab vendor

- Design is complete and checked (verified)
- Fab vendor: How will you test it?
- Design house: I have checked it and ...
- Fab vendor: But, how would you test it?
- Design house: Why is that important?
- *complete the story*
- That is one reason for design-for-testability, test generation etc.

25 December 2012

40

Contract between design ...

Hence:

- "Test" must be comprehensive
- It must not be "too long"

Issues:

- Model possible defects in the process
 - Understand the process
- Develop simulator and fault simulator
- Develop test generator
- Methods to quantify the test efficiency
 - Fault coverage

25 December 2012

41

Ideal Tests

- Ideal tests detect **all** defects produced in the manufacturing process.
- Ideal tests pass all functionally good devices.
- Very large numbers and varieties of possible defects need to be tested.
- Difficult to generate tests for some real defects.
Defect-oriented testing is an open problem.

25 December 2012

42

Real Tests


- Based on analyzable fault models, which may not map on real defects.
- Incomplete coverage of modeled faults due to high complexity.
- Some good chips are rejected. The fraction (or percentage) of such chips is called the **yield loss**.
- Some bad chips pass tests. The fraction (or percentage) of bad chips among all passing chips is called the **defect level**.

25 December 2012

43

Level of testing (1)


- Levels
 - Chip
 - Board
 - System
 - Boards put together
 - System-on-Chip (SoC)
 - System in field
- Cost – Rule of 10
 - It costs 10 times more to test a device as we move to higher level in the product manufacturing process



25 December 2012

44


VLSI Defects



25 December 2012

45


Scan Flip-Flop



25 December 2012

46


Adding Scan Structure



25 December 2012

47

Scan Design



25 December 2012

48

ADVANTEST Model T6682 ATE



Testers are very expensive (\$150K – \$20M)

25 December 2012


49

WYSINWYG

Sub-Wavelength
WYSINWYG



What You See Is Not What You Get



Process variations

No two transistors have the same parameters

25 December 2012

50