

Topics

- Sequential Design
- Memory and Control

19 March 2009

1


Sequential Logic

- In this course:
 - a latch is level sensitive
 - a register is edge-triggered
 - a flip-flop is bistable
- There are many different naming conventions
 - For instance, many books call edge-triggered registers flip-flops as well

19 March 2009

2

Bistable Flip-Flop



Normally, $A=0$ $B=0$

If A is set to 1, then $Q=1$. Q remains to be 1 even if A is set back to 0.

If B is set to 1, then $Q=0$. Q remains to be 0 even if B is set back to 0.


Use A to write 1 into this memory
Use B to write 0 into this memory

19 March 2009

3

Latch versus Register


- Latch
Stores data when clock is low
- Register
Stores data when clock rises



19 March 2009

4

Latches




Commonly used in async. circuits

19 March 2009

5

Latch-Based Design


- N latch is transparent when $\phi = 0$
- P latch is transparent when $\phi = 1$



19 March 2009

6


Timing Definitions



19 March 2009

7

Maximum Clock Frequency




19 March 2009

8

Writing into a Static Latch


- Use clock as a decoupling signal that distinguishes between the transparent and opaque states



19 March 2009

9

Mux-Based Latches




Negative latch
(transparent when CLK=0)

Positive latch
(transparent when CLK=1)

19 March 2009

10


Mux-Based Latch



19 March 2009

11


Mux-Based Latch



19 March 2009

12

Master-Slave (Edge-Triggered) Register




Two opposite latches
Also called master-slave latch pair

19 March 2009

15

Master-Slave Register

Multiplexer-based latch pair



19 March 2009

14

Semiconductor Memory Classification


Read-Write Memory		Non-Volatile Read-Write Memory	Read-Only Memory
Random Access	Non-Random Access		
SRAM	FIFO	EPROM	Mask-Programmed Programmable (PROM)
DRAM	LIFO	E ² PROM	
	Master-Slave Register	FLASH	

19 March 2009

15

Memory Design

- Static RAM Cell



19 March 2009

16

Memory Design


- Reads are straightforward
 - May need pre-charge circuitry to pull up bit line
- Writes are trickier
 - Use driver transistors that will pull-up or pull-down bit line as necessary

19 March 2009

17

Memory Design

- Static RAM Cell with pre-charge




19 March 2009

18

Memory Design


- Static RAM Cell write circuitry



19 March 2009

19

3-Transistor DRAM Cell




No constraints on device ratios
Reads are non-destructive
Value stored at node X when writing a "1" = $V_{WWL} - V_{Tn}$

19 March 2009

20

1-Transistor DRAM Cell



Write: C_S is charged or discharged by asserting WL and BL.
Read: Charge redistribution takes place between bit line and storage capacitance

$$\Delta V = V_{BL} - V_{PRE} = V_{BIT} - V_{PRE} \frac{C_S}{C_S + C_{BL}}$$

Voltage swing is small; typically around 250 mV.

19 March 2009

21

DRAM Cell Observations

- 1T DRAM requires a sense amplifier for each bit line, due to charge redistribution read-out.
- DRAM memory cells are single ended in contrast to SRAM cells.
- The read-out of the 1T DRAM cell is destructive; read and refresh operations are necessary for correct operation.
- Unlike 3T cell, 1T cell requires presence of an extra capacitance that must be explicitly included in the design

19 March 2009

22