

## Topics


- Multi-input delay analysis
- CMOS Design
  - Transmission gate
  - latch

3 March 2009

1

## CMOS Logic Implementations

- General CMOS combinational logic



- Out =  $\bar{F}$
- “OR” operations are performed by parallel-connected nMOS
- “AND” operations are performed by series-connected nMOS
- Inversion is provided by the nature of MOS circuit operation
- pMOS network must be the dual function of nMOS network

3 March 2009

2

## CMOS Logic Gate Design

- How do you characterize delay for a gate more complicated than an inverter?

$$t_d \propto \frac{C_L}{k_{eff}}$$

- $k_{eff}$  is determined by the structure of the logic gate


$$R_{eq} \propto \frac{1}{k_{eff}}$$

3 March 2009

3

## Delay time analysis

- Multi-input gates



For pull down (falling delay time)

$$\frac{1}{k_{n,eff}} = \frac{1}{k_{n1}} + \frac{1}{k_{n2}}$$

$$k_{n,eff} = \frac{k_n}{2}$$

falling delay has doubled

For pull up (rising delay time)

$$\text{worst case } k_{p,eff} = k_p$$


$$\text{best case } k_{p,eff} = 2k_p$$

3 March 2009

4

## CMOS Logic Implementations

- NAND



For equal delay times

$$k_n = 2k_p$$

$$\frac{W_n}{L_n} k_n' = 2 \frac{W_p}{L_p} k_p'$$


Since  $k_n' \cong 2k_p'$  and assume  $L_n = L_p$ , we get  $W_n = W_p$

3 March 2009

5

## Delay time analysis

### NOR



•For pull down (falling delay time)

$$k_{n,eff} = k_n \text{ (worst case)}$$

•For pull up (rising delay time)

$$\frac{1}{k_{p,eff}} = \frac{1}{k_{p1}} + \frac{1}{k_{p2}}$$

$$= \frac{k_p}{2}$$

rising delay has doubled

3 March 2009

6

## CMOS Logic Implementations


- NOR

•For equal delay times

$$2k_n = k_p$$

$$2 \frac{W_n}{L_n} k_n' = \frac{W_p}{L_p} k_p'$$

Since  $k_n' = 2k_p'$  and assume  $L_n = L_p$   
we get  $4W_n = W_p$




3 March 2009

7

## CMOS Logic Implementations

- Multi-input NOR



3 March 2009

8

## CMOS Logic Implementations


- Multi-input NOR

•For equal delay times

$$3k_n = k_p$$

$$3 \frac{W_n}{L_n} k_n' = \frac{W_p}{L_p} k_p'$$


Since  $k_n' = 2k_p'$  and assume  $L_n = L_p$   
we get  $6W_n = W_p$



3 March 2009

9

## CMOS Logic Implementations




Falling delay has tripled  
Rising delay has doubled

3 March 2009

10

## CMOS Logic Implementations



3 March 2009

11

## CMOS Logic Gate Delays

- Increasing transistor sizes can reduce the delays, but it
  - Increases area
  - Increases load capacitance for driving gates
- Multi-input gates may not always be good


3 March 2009

12

## CMOS Logic Implementations

- Transmission Gate

A	S	OUT
0	0	Z
0	1	0
1	0	Z
1	1	1




3 March 2009

13

## CMOS Logic Implementations

- Transmission Gate




- When S is low, the output is at high impedance
- When S is high, the output follows A
  - However, OUT can only rise to  $V_{DD} - V_{Tn}$ , at which point the transistor will shut off

3 March 2009

14

## CMOS Logic Implementations

- Transmission Gate



- When S is low, the output is at high impedance
- When S is high, the output follows A
  - However, OUT can only fall to  $V_T$ , at which point the transistor will shut off


3 March 2009

15

## CMOS Logic Implementations

- Transmission Gate

- Requires both nMOS and pMOS transistors
- Single nMOS or single pMOS will cause signal degradation




3 March 2009

16

## CMOS Logic Implementations

- Multiplexer



A	B	S	OUT
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

$$OUT = A\bar{S} + BS$$


3 March 2009

17

## CMOS Logic Implementations

- Multiplexer in CMOS

$$OUT = A\bar{S} + BS$$




3 March 2009

18

## CMOS Logic Implementations

- Multiplexer in TG




3 March 2009

19

## CMOS Logic Implementations

- Memory
  - Use feedback loops to store bits




- How do you get the bit in the loop?

3 March 2009

20

## CMOS Logic Implementations

- Memory
  - Use transmission gates to control entry to the loop



- Level sensitive D-latch

3 March 2009

21

## CMOS Logic Implementations


- Latches
  - Level sensitive latches do not allow you to isolate output from input when control is high.
  - Solution is to use a master-slave setup where master latches input and then slave latches the output

3 March 2009

22

## CMOS Logic Implementations

- Master-slave latch




3 March 2009

23

## CMOS Logic Implementations

- Master-slave latch




- Negative edge-triggered flip-flop

3 March 2009

24

## CMOS Logic Implementations

- Latch- stores if clock is low transparent if clock is high
- Register- stores if clock rises, never transparent (mostly)



3 March 2009

25


## CMOS Logic Implementations

- Setup time is how much time **before** the clock edge that the data should be ready
  - If setup time is not met, the data will not have time to get through transmission gate and into the feedback loop
- Hold time is the time that the data is required to be stable **after** the clock edge.
  - If hold time is not met, invalid data may get past the transmission gate and into the feedback loop (race-through problem).

3 March 2009

26

## Timing Definitions



3 March 2009

27