

Delay time analysis

- As with interconnect delay, find the equivalent resistance and load capacitance of the transistor

$$t_{pHL} = .69R_{eqn}C_L$$

- Take average of p and n delays for overall propagation delay

$$t_p = .69C_L \left(\frac{R_{eqn} + R_{eqp}}{2} \right)$$

3 March 2009

1

Delay time analysis

- The delay time is affected by the load capacitance and the transistor k 's
- Reduce delay by
 - Reducing C_L
 - Increasing k
 - Increasing W/L ratio
 - Increasing V_{DD}

3 March 2009

2

Delay time analysis

- In order to equalize the rise and fall delays, the transistor equivalent resistances must be equal
- Typically that means the pMOS width must be 2-3 times the width of the nMOS to have equal falling and rising delay times
- However, this does not mean that overall delay has been minimized


3 March 2009

3

Delay time analysis

- Assume that the inverter is cascaded to another inverter

$$t_p = 0.69R_{eq}((C_{dnl} + C_{dn1}) + (C_{gp2} + C_{gn2}) + C_w)$$



3 March 2009

4

Delay time analysis

- Scale the pMOS transistors by a factor of β

$$t_p = 0.69 \left(\frac{R_{eqn} + R_{eqp}/\beta}{2} \right) ((\beta C_{dnl} + C_{dn1}) + (\beta C_{gp2} + C_{gn2}) + C_w)$$

$$= 0.345 \left(R_{eqn} + \frac{R_{eqp}}{\beta} \right) ((\beta + 1)(C_{dnl} + C_{gn2}) + C_w) \quad \begin{matrix} C_{dnl} = C_{dn1} \\ C_{gp2} = C_{gn2} \end{matrix}$$


- Optimal β

$$\beta = \sqrt{\frac{R_{eqp}}{R_{eqn}}} = \sqrt{\frac{k_n V_{DSATn}}{k_p V_{DSATp}}}$$

3 March 2009

5

PMOS/NMOS ratio





3 March 2009

6

Transistor Sizing

- Size the transistors based on delay requirements and capacitor load

$$R_n = R_p = 11K\Omega \quad t_d = 11ns$$


$$R_n = R_p = 1.1K\Omega \quad t_d = 11ns$$


3 March 2009

7

Transistor Sizing


- Increasing transistor size allows us to drive large capacitances
- Problems
 - Increases area
 - Increases input capacitance

3 March 2009

8

Transistor Sizing

- Use cascaded inverters



$$t_f = (n-1)RC + \frac{R}{f^{n-1}}C_L$$

If we equalize the delays, then $f^n = \frac{C_L}{C}$

$$t_p = nRC$$

3 March 2009

9

Transistor Sizing


$$f^n = \frac{C_L}{C} \quad t_p = nRC = \frac{\ln\left(\frac{C_L}{C}\right)}{\ln f} fRC$$

- Minimum delay is reached when f is equal to e (~ 2.72)
- At optimum, $n = \ln\left(\frac{C_L}{C}\right)$

3 March 2009

10

Transistor Sizing

$$R = 11K\Omega, C = 9fF \quad n = \ln\left(\frac{C_L}{C}\right) = \ln\left(\frac{1pF}{9fF}\right) = 4.71$$


Set $n=5$, and $f=3$ to use integral values

$$\begin{aligned} t_f &= (n-1)RC + \frac{R}{f^{n-1}}C_L \\ &= (5-1) \cdot 3 \cdot 11K\Omega \cdot 9fF + \frac{11K\Omega}{3^{5-1}} 1pF \\ &= 1.32ns \end{aligned}$$

3 March 2009

11

Transistor Sizing

- Cascaded inverter staging will use more area than a single inverter
- The input capacitance is much lower
- The number of stages and stage ratio can be adjusted to get faster delay times or smaller area
- When you take into account intrinsic capacitance, the optimal f will be different than e

3 March 2009


12

Boolean Algebra

- Basic operators

- AND

$$f(A, B) = A \cdot B = A \cap B$$



A	B	A·B
0	0	0
0	1	0
1	0	0
1	1	1

- OR

$$f(A, B) = A + B = A \cup B$$



A	B	A+B
0	0	0
0	1	1
1	0	1
1	1	1

3 March 2009


13

Boolean Algebra

- Basic operators

- NAND


$$f(A, B) = \overline{A \cdot B} = \overline{A \cap B}$$



A	B	$\overline{A \cdot B}$
0	0	1
0	1	1
1	0	1
1	1	0

- NOR

$$f(A, B) = \overline{A + B} = \overline{A \cup B}$$



A	B	$\overline{A + B}$
0	0	1
0	1	0
1	0	0
1	1	0

3 March 2009


14

Boolean Algebra

- Basic operators

- XOR

$$f(A, B) = A \oplus B$$



A	B	A ⊕ B
0	0	0
0	1	1
1	0	1
1	1	0

3 March 2009


15

Boolean Algebra

- DeMorgan's Theorem

$$\overline{A + B} = \overline{A} \cdot \overline{B}$$

$$\overline{A \cdot B} = \overline{A} + \overline{B}$$



3 March 2009

16

Boolean Algebra

- Truth Tables

A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

- Representation of the function to be realized

- Sum of Products representation

- Sum of minterms

$$F = \overline{A}BC + \overline{A}\overline{B}C + \overline{A}B\overline{C} + A\overline{B}C + AB\overline{C}$$

- Product of Sums representation

- Product of maxterms


$$F = (A + B + C) \cdot (A + \overline{B} + \overline{C}) \cdot (\overline{A} + \overline{B} + \overline{C})$$

3 March 2009

17

CMOS Logic Implementations

- Inverter




3 March 2009

18

CMOS Logic Implementations

- NOR




3 March 2009

19

CMOS Logic Implementations

- NAND




3 March 2009

20

CMOS Logic Implementations

- Multi-input NOR




3 March 2009

21

CMOS Logic Implementations

- General CMOS combinational logic



3 March 2009


22

CMOS Logic Implementations

$$F = \overline{ABC + BC}$$

$$\overline{F} = ABC + BC$$

Pulldown



3 March 2009


23

CMOS Logic Implementations

$$F = \overline{ABC + BC}$$

$$\overline{F} = ABC + BC$$


Pullup



3 March 2009

24

CMOS Logic Implementations



3 March 2009

25