

## Topics


- Performance Characterization
  - Resistance Estimation
  - Capacitance Estimation
  - Inductance Estimation

3 March 2009

1

## Performance Characterization

- Voltage versus Time curve (ideal)




3 March 2009

2

## Performance Characterization

- Gate delay
- Voltage versus Time curve




3 March 2009

3

## Performance Characterization

- Interconnect delay



3 March 2009

4

## Performance Characterization

- Delay
  - Primary determinant of the speed of a circuit
  - Due to resistances and capacitances

3 March 2009

5

## Resistance Estimation

- Dependent on resistivity  $\rho$  of material
- Directly proportional to length
- Inversely proportional to cross-sectional area


$$R = \rho \frac{l}{A}$$

3 March 2009

6

## Resistance Estimation

$$R = \rho \frac{l}{A} = \frac{\rho}{H} \frac{l}{W} = R_s \frac{L}{W}$$




3 March 2009

7

## Resistance Estimation

- $R_s$  is the sheet resistance expressed in terms of  $\Omega/\square$  (ohms per square)
  - square is a dimensionless quantity



3 March 2009

8

## Resistance Estimation

Interconnect Material	Typical Resistance ( $\Omega/\square$ )
Top metal (Al)	0.05-0.1
Polysilicon	150-200
Diffusion	50-150

(Based on a typical 0.25  $\mu\text{m}$  CMOS process)

3 March 2009

9

## Resistance Estimation

- Intrinsic resistance
- In linear region (for a given  $V_{GS}$ )

$$I_{DS} = k \left[ (V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$$R_{eq} = \frac{1}{k(V_{GS} - V_T)} = \frac{1}{\mu C_{ox} \frac{W}{L} (V_{GS} - V_T)} = \frac{1}{\mu C_{ox} (V_{GS} - V_T)} \frac{L}{W}$$

$$R_s = \frac{1}{\mu C_{ox} (V_{GS} - V_T)}$$

3 March 2009

10

## Resistance Estimation

- Intrinsic resistance
  - Dependent on  $C_{ox}$  and carrier mobility
  - Typically 1000-3000  $\Omega/\square$
  - Temperature variant

$$R_s = \frac{1}{\mu C_{ox} (V_{GS} - V_T)}$$

3 March 2009

11

## Capacitance Estimation

- Intrinsic capacitance
- Interconnect capacitance
- Interconnect capacitance and resistance is the primary determinant of interconnect delays

3 March 2009

12


## MOS device capacitances

- Overlap related capacitance
- Channel related capacitances
  - Dependent on region of operation
- Diffusion to substrate capacitances

3 March 2009

13


## MOS device capacitances



3 March 2009

14

## MOS device capacitances



3 March 2009


15

## MOS device capacitances

### Overlap related capacitance

$$C_{GSO} = C_{GDO} = \frac{\epsilon_{ox}}{t_{ox}} A_{overlap} = C_{ox} x_D W$$

- Usually can be ignored since  $x_D$  is very small



3 March 2009

16

## MOS device capacitances

### Channel related capacitances

- Cutoff
  - No channel
  - Therefore, no gate to source or drain capacitances


3 March 2009

17

## MOS device capacitances

### Channel related capacitances

Depletion -- No channel



$$C_{GCB} = \frac{C_0 C_{dep}}{C_0 + C_{dep}}$$

$$C_0 = C_{ox} WL$$

$$C_{dep} = \frac{\epsilon_{silicon}}{d} WL$$

3 March 2009

18

## MOS device capacitances

### Channel related capacitances

- As gate voltage increases, depletion region deepens ( $d$  increases), causing  $C_{dep}$  to decrease, and thus decrease the gate to body capacitance
- As gate voltage nears  $V_T$ , inversion channel forms causing a barrier for the gate to body capacitance

3 March 2009

19

## MOS device capacitances

### Channel related capacitances

- Saturation
  - Channel is pinched off
  - Gate to source capacitance exists
  - Gate to drain capacitance is zero

$$C_{GCS} = \frac{2}{3} C_{ox} WL$$

$$C_{GCD} = 0$$

3 March 2009

20

## MOS device capacitances

### Channel related capacitances


- Linear
  - Channel is formed
  - Therefore, no gate to body capacitance

$$C_{GCS} = C_{GCD} = \frac{C_{ox} WL}{2}$$

3 March 2009

21

## MOS device capacitances




3 March 2009

22

## MOS device capacitances

Transistor Gate Capacitance



3 March 2009

23

## MOS device capacitances

- Channel related capacitances
- Worst case

$$C_g = C_{ox} WL$$

- $C_{ox}$  ranges from 1.7-6 fF/ $\mu\text{m}^2$
- For a 1.5 $\mu$  by 1.5 $\mu$  channel


$$C_g = (6)(1.5)(1.5) = 13.5 \text{ fF}$$

3 March 2009

24

## MOS device capacitances

- Diffusion to substrate capacitance
- Junction capacitance



$$C_{diff} = C_j L_g W$$


- $C_j$  is the bottom-plate capacitance per area

3 March 2009

25

## MOS device capacitances

- Side wall or periphery capacitance (drain and source sidewalls)



$$C_{diff} = C_{jsw} (2L_g + W)$$

- $C_{jsw}$  is the side wall capacitance per linear distance

3 March 2009

26

## MOS device capacitances


- $C_j$  is typically  $0.5 - 2 \text{ fF}/\mu\text{m}^2$
- $C_{jsw}$  is typically  $0.28 - 0.4 \text{ fF}/\mu\text{m}$
- For a  $1.5\mu$  by  $1.5\mu$  diffusion region

$$\begin{aligned} C_{diff} &= C_j L_g W + C_{jsw} (2L_g + W) \\ &= 2(1.5)(1.5) + .28(3.0 + 1.5) \\ &= 5.8 \text{ fF} \end{aligned}$$

3 March 2009

27

## Interconnect capacitances




$$C_{plate} = \frac{\epsilon_{di}}{t_{di}} WL$$

3 March 2009

28

## Interconnect capacitances




- When  $h$  is comparable in magnitude to  $t$ , fringing electric fields can increase the total effective parasitic capacitance
- The effect is magnified as the ratio of  $w$  to  $h$  decreases
- If  $w=h$ , the effective capacitance can be up to 10 times  $C_{plate}$

3 March 2009

29

## Cross-Interconnect capacitances



- Can be very difficult to compute
- Requires three dimensional field simulations
- Usually provided by process measurements

3 March 2009

30

## Cross-Interconnect capacitances

25 $\mu$ m process	Area (fF/ $\mu$ m <sup>2</sup> )	Perimeter (fF/ $\mu$ m)
Poly over oxide	.088	.054
Metal1 over oxide	.030	.040
Metal2 over oxide	.013	.025
Metal1 over poly	.057	.054
Metal2 over poly	.017	.029
Metal2 over Metal1	.036	.045

3 March 2009

31


## Inductance

- For the most part is not an issue
- Small enough to ignore except for very high performance chips
- Inductance is usually higher for I/O interfaces

3 March 2009

32

## Delay Definitions




3 March 2009

33

## Interconnect delay

- Lumped RC model



- Charge  $V_{in}$  to  $V_{DD}$
- The transient output voltage is  $V_{out}(t) = V_{DD} \left( 1 - e^{-\frac{t}{RC}} \right)$

$$\frac{V_{DD}}{2} = V_{DD} \left( 1 - e^{-\frac{t}{RC}} \right)$$


$$\frac{t_{dlh}}{RC} = -\ln\left(\frac{1}{2}\right)$$

$$t_{dlh} \approx .69RC$$

3 March 2009

34

## Interconnect delay



- More accurate than lumped RC model
- More difficult to solve for large N
- Need full-scale SPICE simulation

3 March 2009

35