



Operation Mode: nMOS



3 March 2009

1


Operation Mode: pMOS



3 March 2009

2


Operation Region: pMOS



3 March 2009

3


CMOS Inverter First-Order DC Analysis



3 March 2009

4


CMOS Inverter: Transient Response



3 March 2009

5


NMOS Load Lines



3 March 2009

6


PMOS Load Lines



3 March 2009

7


CMOS Inverter Load Characteristics



3 March 2009

8


CMOS Inverter VTC



3 March 2009

9


CMOS Inverter VTC



3 March 2009

10

CMOS Inverter VTC



3 March 2009

11

CMOS Inverter VTC

- Set pMOS Linear I_{DS} equal to nMOS Saturation I_{DS}

$$k_n \left(\frac{V_{in} - V_{tn}}{2} \right)^2 = k_p \left((V_{in} - V_{DD} - V_{tp})(V_{out} - V_{DD}) - \frac{(V_{out} - V_{DD})^2}{2} \right)$$

$$\frac{(V_{out} - V_{DD})^2}{2} - (V_{in} - V_{DD} - V_{tp})(V_{out} - V_{DD}) + \frac{k_n}{k_p} \left(\frac{V_{in} - V_{tn}}{2} \right)^2 = 0$$


$$(V_{out} - V_{DD}) = (V_{in} - V_{DD} - V_{tp}) + \sqrt{(V_{in} - V_{DD} - V_{tp})^2 - \frac{k_n}{k_p} (V_{in} - V_{tn})^2}$$

$$V_{out} = (V_{in} - V_{tp}) + \sqrt{(V_{in} - V_{DD} - V_{tp})^2 - \frac{k_n}{k_p} (V_{in} - V_{tn})^2}$$

3 March 2009

12


CMOS Inverter VTC



3 March 2009

13

CMOS Inverter VTC



3 March 2009

14

CMOS Inverter VTC

- Set nMOS Linear I_{DS} equal to pMOS Saturation I_{DS}

$$k_p \left(\frac{V_{in} - V_{DD} - V_{tp}}{2} \right)^2 = k_n \left((V_{in} - V_{tn}) V_{out} - \frac{V_{out}^2}{2} \right)$$


$$\frac{V_{out}^2}{2} - (V_{in} - V_{tn}) V_{out} + \frac{k_p}{k_n} \left(\frac{V_{in} - V_{DD} - V_{tp}}{2} \right)^2 = 0$$

$$V_{out} = (V_{in} - V_{tn}) - \sqrt{(V_{in} - V_{tn})^2 - \frac{k_p}{k_n} (V_{in} - V_{DD} - V_{tp})^2}$$

3 March 2009

15


CMOS Inverter VTC



3 March 2009

16

CMOS Inverter VTC



3 March 2009

17

CMOS Inverter

(assume $V_t = V_{tn} = |V_{tp}|$)

V_{in}	pMOS mode	nMOS mode	V_{out}
$V_{in} < V_t$	Linear	Cutoff	V_{DD}
$V_t < V_{in} < V_{out} + V_t$	Linear	Saturation	$(V_{in} + V_t) + \sqrt{(V_{in} - V_{DD} + V_t)^2 - (V_{in} - V_t)^2}$
$V_{out} - V_t < V_{in} < V_{out} + V_t$	Saturation	Saturation	Interpolate
$V_{out} + V_t < V_{in} < V_{DD} - V_t$	Saturation	Linear	$(V_{in} - V_t) - \sqrt{(V_{in} - V_t)^2 - (V_{in} - V_{DD} + V_t)^2}$
$V_{in} > V_{DD} - V_t$	Cutoff	Linear	0

3 March 2009

18

Switching Threshold

- The point (V_M) at which the inverter has both transistors in saturation ($V_{in} = V_{out}$)

$$\frac{k_n}{2}(V_M - V_{tn})^2 = \frac{k_p}{2}(V_M - V_{DD} - V_{tp})^2$$

$$(V_M - V_{tn}) = \sqrt{\frac{k_p}{k_n}}(V_M - V_{DD} - V_{tp})$$

$$V_M(1+r) = V_{tn} + r(V_{DD} + V_{tp})$$

$$V_M = \frac{V_{tn} + r(V_{DD} + V_{tp})}{1+r}$$

r is the relative driving strengths of the PMOS and NMOS transistors

3 March 2009

19

Switching Threshold

$$V_M = \frac{V_{tn} + r(V_{DD} + V_{tp})}{1+r}$$

- When $V_{tn} = -V_{tp}$ and $r = 1$,

$$V_M = \frac{V_{DD}}{2}$$


- When $V_{tn} = -V_{tp}$ and $r > 1$,

$$V_M > \frac{V_{DD}}{2} \longrightarrow \text{Stronger PMOS}$$

3 March 2009

20

Switching Threshold




3 March 2009

21

Noise Margin


- A measure of the acceptable noise at a gate input so that the output is not affected.
- Noise margin is closely related to the DC voltage characteristics
- Sources: supply noise, crosstalk, interference



3 March 2009

22

Noise Margin



3 March 2009

23

Noise Margins

- Voltage Transfer Function

$$V_{out} = f(V_{in})$$
- Voltage Transfer Function with Noise


$$V_{out} = f(V_{in} + \Delta V_{noise})$$

$$V_{out} \approx f(V_{in}) + \frac{dV_{out}}{dV_{in}} \Delta V_{noise}$$
- Perturbed voltage is the sum of the nominal output plus the gain times the noise
- Keep the gain less than 1

3 March 2009

24


Noise Margins



3 March 2009

25


Static Load Inverter



3 March 2009

26


Static Load Inverter



3 March 2009

27

Static Load Inverter



3 March 2009

28

Static Load Inverter

- Transistor is in linear region

$$I_{DS} = k_n \left[(V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$$V_{OUT} = V_{DD} - Rk_n \left[(V_{IN} - V_T) V_{OUT} - \frac{V_{OUT}^2}{2} \right]$$


$$\frac{Rk_n}{2} V_{OUT}^2 - (Rk_n (V_{IN} - V_T) + 1) V_{OUT} + V_{DD} = 0$$

$$V_{OUT} = (V_{IN} - V_T) + \frac{1}{Rk_n} - \sqrt{\left((V_{IN} - V_T) + \frac{1}{Rk_n} \right)^2 - 2 \frac{V_{DD}}{Rk_n}}$$

3 March 2009

29

Static Load Inverter



3 March 2009

30

Static Load Inverter

- Transistor is in saturation

$$I_{DS} = k_n \frac{(V_{GS} - V_T)^2}{2} (1 + \lambda V_{DS})$$


$$V_{OUT} = V_{DD} - Rk_n \frac{(V_{IN} - V_T)^2}{2} (1 + \lambda V_{OUT})$$

$$V_{OUT} = \frac{2V_{DD} - Rk_n(V_{IN} - V_T)^2}{2 + \lambda Rk_n(V_{IN} - V_T)^2}$$

3 March 2009

31

Static Load Inverter



- Noise Margin

$$V_{NL} = V_T + \frac{1}{k_n R}$$

$$V_{NH} = V_T + \sqrt{\frac{8 V_{DD}}{3 k_n R} - \frac{1}{k_n R}}$$

3 March 2009

32

Static Load Inverter

- Does not go down all the way to 0 due to the resistance path between V_{DD} and ground when nMOS is on
- Static power
- Noise margins are tighter
- Switching threshold is not centered
- To get high gain in the transition region, bigger resistors are needed

3 March 2009

33