

## Course Goals

- Understand key components in VLSI designs
- Become familiar with design tools (Cadence)
- Understand design flows
- Understand behavioral, structural, and physical specifications
- Be able to apply VLSI design practices
- Be able to contribute to an industry digital VLSI design project

3 March 2009

1

## Lab

- No lab this week
- Make sure that you have an engineering UNIX account (for more details please contact the TA)
- Contact ECS if you don't

3 March 2009

2

## Topics

- MOS (Metal Oxide Semiconductor) transistor theory
- Transistor characterization and performance estimation
- CMOS logic design
- VLSI design methodologies
- VLSI subsystem design
- Verification
- Testing

3 March 2009

3

## What is VLSI design?

- The process of creating an integrated circuit from specifications to fabrication

## What is an integrated circuit?


- A single integrated component that contains all the primary elements of an electrical circuit: transistors, wiring, resistors, capacitors, etc.

3 March 2009

4

## VLSI Design Automation


- Large number of components
- Optimize requirements for higher performance
  - Performance relates to speed, power and size.
- Time to market competition
- Cost
  - Using computer makes it cheaper by reducing time-to-market.



3 March 2009


5

## VLSI Design Cycle



3 March 2009

6



### Intel 4004


- First microprocessor
- Designed in 1971
- 2300 transistors
- 10-um process
- ~100 KHz

3 March 2009 8

### Intel Itanium Processor

- Released in 2005
- 1.72 Billion transistors
- 90-nm process
- 2 GHz

3 March 2009 9



### Semiconductor Technology Scaling

- A new process generation is released every two to three years
  - 2X smaller transistors
  - 1.5X faster transistor performance
  - 1.3X lower operating voltage
  - 3X lower switching power
  - 2X higher chip density

3 March 2009 11

### Billion-Transistor Integration

**How do we do it?**

- Circuit Partitioning
- Computer-aided design tools
  - Automation
- Design methodology
- Verification
- Testing

3 March 2009 12

## Partitioning

- Break the problem into smaller more manageable parts
- Reuse logic modules
- Simplifies layout
- But it is not always easy deciding how to partition the problem
  - It's a very complex problem
  - It's NP hard
- Discussed in details in "CAD Algorithms" course

3 March 2009

13

## Computer-aided design

- Schematic capture
- Synthesis
- Simulation
- Verification
- Automated placement and routing

3 March 2009

14

## CAD Tools

- Cadence
- Synopsys
- Mentor graphics
- Magma
- Start-ups developed tools
- In-house tools

3 March 2009

15

## Design methodology

- Functional specification
  - What does the chip do?
- Behavioral specification
  - How does it do it? (abstractly)
- Logic design
  - How does it do it? (logically)
- Layout
  - How does it do it? (physically)

3 March 2009

16

## Design constraints


- Budget
  - Total cost
- Silicon area
- Power requirements
  - Dynamic
  - Static
- Speed
  - Performance
- Schedule
  - Time to market

3 March 2009

17

## Functional specification

- Full adder



3 March 2009

18

## Behavioral specification

- VHDL
- Verilog

```

entity adder is
  -- i0, i1 and the carry-in ci are inputs of the adder.
  -- s is the sum output, co is the carry-out.
  port (i0, i1 : in bit; ci : in bit; s : out bit; co : out bit);
end adder;
architecture rtl of adder is
  begin -- This full-adder architecture contains two concurrent assignment.
    -- Compute the sum. s <= i0 xor i1 xor ci;
    -- Compute the carry. co <= (i0 and i1) or (i0 and ci) or (i1 and ci);
  end rtl;
  
```

3 March 2009

19

## Behavioral specification

```

module fulladder (a,b,cin,sum,cout);
  input a,b,cin;
  output sum,cout;

  reg sum,cout;
  always @ (a or b or cin)
  begin
    sum <= a ^ b ^ cin;
    cout <= (a & b) | (a & cin) | (b & cin);
  end
endmodule
  
```


3 March 2009

20

## Logic design

Full Adder Truth Table


CARRY IN	input B	input A	CARRY OUT	SUM (digit)
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1



3 March 2009

21


## Transistor schematic



3 March 2009

22

## Layout



3 March 2009

23


## Testing and verification

- Needed at every phase of the design
- Important to ensuring design robustness
- Critical to keeping to budget
- Time-consuming and high-cost

3 March 2009

24

## Design Process is Iterative



3 March 2009

25

## VLSI design methodologies

- Full custom
  - Design for performance-critical cells
  - Very expensive
- Standard cell
  - Faster
  - Performance is not as good as full custom
- Gate array
- Field Programmable Gate Array

3 March 2009

26

## Comparison of Design Styles


	Full Custom	Standard Cell	Gate Array	FPGA
Area	Compact	Moderate	Moderate	Large
Performance	High	Moderate	Moderate	Low
<b>Production Volume:</b>	Mass Production Volume	Medium Production Volume	Medium Production Volume	Low Production Volume
<b>Complexity:</b>	High			Low

3 March 2009

27

## nMOS transistor

- If the gate is "high", the switch is on
- If the gate is "low", the switch is off




3 March 2009

28

## pMOS transistor


- If the gate is "low", the switch is on
- If the gate is "high", the switch is off



3 March 2009

29

## Logic gates in nMOS



3 March 2009

30


## Problems with nMOS

- Static current flow
  - When the transistor is on, there is a path from VDD to ground
  - Large power dissipation
- Logic high out does not go all the way to VDD

3 March 2009

31

## Solution: CMOS



- No static current flow
- Less current means less power

3 March 2009

32