

## ECE 3401 Lecture 13

### Sequential Circuits (III)

#### Datapath & Control Unit (Chpt. 5)


### State Assignment

- Each of the  $m$  states must be assigned a unique code
- Minimum number of bits required is  $n$  such that
 
$$n \geq \lceil \log_2 m \rceil$$
 where  $\lceil x \rceil$  is the smallest integer  $\geq x$
- There are  $2^n - m$  unused states

### State Assignment – Example

- How many assignments of codes with a minimum number of bits (2) for four states?
  - $4 \times 3 \times 2 \times 1 = 24$
- Does code assignment make a difference in cost?

Present State	Next State		Output	
	x=0	x=1	x=0	x=1
A	A	B	0	0
B	A	C	0	0
C	D	C	0	0
D	A	B	0	1




### State Assignment 1– Example (Contd.)

- Assignment 1: A = 0 0, B = 0 1, C = 1 0, D = 1 1
- The resulting coded state table:
- Assume D flip-flops, state  $Y_1Y_2$ , next state  $D_1D_2$

Present State ( $Y_1Y_2$ )	Next State ( $D_1D_2$ )		Output (Z)	
	x=0	x=1	x=0	x=1
00	00	01	0	0
01	00	10	0	0
10	11	10	0	0
11	00	01	0	1

### Find Output and Flip-Flop Input Equations/ Optimization: Assignment 1

- Assume D flip-flops, state  $Y_1Y_2$ , next state  $D_1D_2$ , output Z



- Performing two-level optimization:

$$D_1 = Y_1\overline{Y_2} + X\overline{Y_1}Y_2$$

$$D_2 = X\overline{Y_1}Y_2 + X\overline{Y_1}Y_2 + X\overline{Y_1}Y_2$$

$$Z = X\overline{Y_1}Y_2 \quad \text{Gate Input Cost} = 22$$


### State Assignment 2 – Example (continued)

- Assignment 2: A = 0 0, B = 0 1, C = 1 1, D = 1 0
- The resulting coded state table:

Present State ( $Y_1Y_2$ )	Next State ( $D_1D_2$ )		Output (Z)	
	x=0	x=1	x=0	x=1
00	00	01	0	0
01	00	11	0	0
11	10	11	0	0
10	00	01	0	1

## Find Output and Flip-Flop Input Equations: Optimization: Assignment 2

- Assume D flip-flops



- Performing two-level optimization:

$$D_1 = Y_1 Y_2 + X Y_2$$


$$D_2 = X$$

$$Z = X Y_1 \bar{Y}_2$$

Gate Input Cost = 9

## Map Technology


- Initial Circuit:



- Library:

- D Flip-flops with Reset
- NAND gates with up to 4 inputs and inverters

## Mapped Circuit - Final Result




## Microprogramming Overview (Chpt. 5)

- Datapath and control
- Microoperations
- Sequencing and control

## Datapath and Control

- Datapath - performs data transfer and processing operations
- Control Unit - Determines the enabling and sequencing of the operations



- The control unit receives:
  - External control inputs
  - Status signals
- The control unit sends:
  - Control signals
  - Control outputs

## Overview


- Datapath and control
- Microoperations
  - Register transfer operations
  - Microoperations - arithmetic, logic, and shift
  - Register cell design
  - Serial transfers and microoperations
- Sequencing and control

## Register Transfer Operations

- Register Transfer Operations – the movement and processing of data stored in registers
- Three basic components:
  - A set of registers (operands)
  - Transfer operations
  - Control of operations
- Elementary operations -- called *microoperations*
  - load, count, shift, add, bitwise "OR", etc.

## Register Notation


- Letters and numbers – register (e.g. R2, PC, IR)
- Parentheses ( ) – range of register bits (e.g. R1(1), PC(7:0), AR(L))



- Arrow ( $\leftarrow$ ) – data transfer (ex.  $R1 \leftarrow R2$ ,  $PC(L) \leftarrow R0$ )
- Brackets [ ] – Specifies a memory address (ex.  $R0 \leftarrow M[AR]$ ,  $R3 \leftarrow M[PC]$  )
- Comma – separates parallel operations

## Conditional Transfer

- If ( $K_i = 1$ ) then ( $R2 \leftarrow R1$ )  
 $\Leftrightarrow K_i: (R2 \leftarrow R1)$   
 where  $K_i$  is a control expression specifying a conditional execution of the microoperation.



## Microoperations

- Logical groupings:
  - Transfer - move data from one set of registers to another
  - Arithmetic - perform arithmetic on data in registers
  - Logic - manipulate data or use bitwise logical operations
  - Shift - shift data in registers

Arithmetic operations  
 + Addition  
 - Subtraction  
 \* Multiplication  
 / Division

Logical operations  
 $\vee$  Logical OR  
 $\wedge$  Logical AND  
 $\oplus$  Logical Exclusive OR  
 $\bar{\quad}$  Not

## Example Microoperations

- $R1 \leftarrow R1 + R2$ 
  - Add the content of R1 to the content of R2 and place the result in R1.
- $PC \leftarrow R1 * R6$
- $R1 \leftarrow R1 \oplus R2$
- ( $K1 + K2$ ):  $R1 \leftarrow R1 \vee R3$ 
  - On condition  $K1$  OR  $K2$ , the content of R1 is Logic bitwise Ored with the content of R3 and the result placed in R1.
  - NOTE: "+" (as in  $K1 + K2$ ) means "OR." In  $R1 \leftarrow R1 + R2$ , + means "plus."

## Arithmetic Microoperations

Symbolic Designation	Description
$R0 \leftarrow R1 + R2$	Addition
$R0 \leftarrow \bar{R1}$	Ones Complement
$R0 \leftarrow \bar{R1} + 1$	Two's Complement
$R0 \leftarrow R2 + \bar{R1} + 1$	R2 minus R1 (2's Comp)
$R1 \leftarrow R1 + 1$	Increment (count up)
$R1 \leftarrow R1 - 1$	Decrement (count down)

- Any register may be specified for source 1, source 2, or destination.
- These simple microoperations operate on the whole word

## Logical Microoperations

---

Symbolic Designation	Description
$R0 \leftarrow \bar{R1}$	Bitwise NOT
$R0 \leftarrow R1 \vee R2$	Bitwise OR (sets bits)
$R0 \leftarrow R1 \wedge R2$	Bitwise AND (clears bits)
$R0 \leftarrow R1 \oplus R2$	Bitwise EXOR (complements bits)

## Shift Microoperations

---

- Let  $R2 = 11001001$

Symbolic Designation	Description	R1 content
$R1 \leftarrow sl R2$	Shift Left	10010010
$R1 \leftarrow sr R2$	Shift Right	01100100

- Note: These shifts "zero fill". Sometimes a separate flip-flop is used to provide the data shifted in, or to "catch" the data shifted out.
- Other shifts are possible (rotates, arithmetic)