


ECE 3401 Lecture 3

Combinational Logic Design (Chpt. 1)


D flip-flop

- Rising edge triggered D FF
- Timing parameters:
 - Setup time t_{su} : input must be stable before the clock edge
 - Hold time t_h : input must stay stable after the clock edge
 - Clock to Q t_{c-q} : maximum time for output to be stable after the clock edge



Finite-state Machine


- Finite machines are clocked sequential circuits



- After a clock edge, the system assumes a new state that depends on where it was before the edge (old state) and the inputs just before the edge

State Machines


- Mealy Machine
 - Outputs are dependent on current state and inputs
 - Outputs change asynchronously with inputs



State Machines


- Moore Machine

- Outputs are dependent only on current state
- Outputs are fixed during clock cycle



Finite State Machine Example

- We may have automated procedures to build the logic for finite state machines
- One way of describing a FSM, in terms of transitions on each clock edge



State Machine Design


- Make sure
 - all states are represented
 - all possible inputs are taken into account for state transitions
 - there is an exit out of each state
 - there are no conflicts in state transitions
- Encodings:
 - Binary
 - One-Hot
 - One-Hot safe

Overview

- **Logic Design and Implementation Technology**
 - Design Concepts and Automation
 - Design Space: parameters and tradeoffs
 - Design Procedure
 - Major design steps: specification, formulation, optimization, technology mapping, and verification

Combinational Circuits

- A block diagram of combinational logic circuit:




n switching functions, each mapping the 2^m input combinations to an output, such that the current output depends only on the current input values

Hierarchical Design

- To control the complexity of the function mapping inputs to outputs:
 - Decompose the function into smaller pieces – *blocks*
 - *ALU, Multiplier and Accumulator, etc*
 - Decompose each block's function into smaller blocks, repeating as necessary until all blocks are small enough
 - Adder → Gates
 - Any block not decomposed is called a *primitive block*
 - The collection of all blocks including the decomposed ones is a *hierarchy*

Hierarchy for Parity Tree Example



Technology Parameters


- Specific characteristic parameters for gate implementation technologies:
 - *Fan-in* – the number of inputs available on a gate
 - *Fan-out* – the number of standard loads driven by a gate output
 - *Logic Levels* – the signal value ranges for 1 and 0 on the inputs and 1 and 0 on the outputs
 - *Noise Margin* – the maximum external noise voltage superimposed on a normal input value that will not cause an undesirable change in the circuit output
 - *Propagation Delay* – The time required for a change in the value of a signal to propagate from an input to an output
 - *Cost for a gate* - a measure of the contribution by the gate to the cost of the integrated circuit
 - *Power Dissipation* – the amount of power drawn from the power supply and consumed by the gate

Fan-out & Delay

- Fan-out can be defined in terms of a standard load
 - 1 standard load equals the load contributed by the input of 1 inverter.
- *Maximum fan-out* is the number of standard loads the gate can drive without exceeding its specified *maximum transition time*
- Gate's propagation delay depends on the fan-out loading at the gate's output
Examples:
 - One realistic equation for t_{pd} for a NAND gate with 4 inputs is:
$$t_{pd} = 0.07 + 0.021 \text{ SL ns}$$
 - SL: the number of standard loads the gate is driving, i.e., its fan-out in standard loads

Cost

- In an IC:




- If the actual chip layout area occupied by the gate is known, it is a far more accurate measure

Gate Input Cost

- Gate input costs - the #of inputs to the gates corresponding exactly to the given equations. (G - inverters not counted, GN - inverters counted)
- For SOP and POS equations, it can be found by the sum of:
 - all literal appearance – literal cost
 - the number of terms excluding terms consisting only of a single literal, (G)
- Example:
 - $F = BD + A\bar{B}C + A\bar{C}\bar{D}$ $G = 11, GN = 14$
 - $F = BD + A\bar{B}C + A\bar{B}\bar{D} + ABC\bar{C}$ $G = \quad, GN = \quad$
 - $F = (A + \bar{B})(A + D)(B + C + \bar{D})(\bar{B} + \bar{C} + D)$ $G = \quad, GN = \quad$
 - Which solution is best?

Cost Criteria (contd.)

Example 1: $\nabla \nabla$ $GN = G + 2 = 9$
 $\bullet \bullet \bullet$ $L = 5$
 ▪ $F = A + B\bar{C} + \bar{B}\bar{C}$ $G = L + 2 = 7$




- L: counts the AND inputs and the single literal OR input.
- G: adds the remaining OR gate inputs
 - GN: adds the inverter inputs

Design Trade-Offs

- Cost - performance tradeoffs

Gate-Level Example:



- Tradeoffs can be accomplished at much higher design level in the hierarchy
- Constraints on cost and performance have a major role in making tradeoffs

Design Procedure

1. Specification
 - Write a specification for the circuit
2. Formulation
 - Derive a *truth table* or initial Boolean equations that define the relationships between the inputs and outputs
3. Optimization
 - Apply 2-level and multiple-level optimization
 - Draw a logic diagram or provide a *netlist* for the resulting circuit using ANDs, ORs, and inverters
4. Technology Mapping
 - Map the logic diagram or netlist to the implementation technology selected
5. Verification
 - Verify the correctness of the final design

Design Example

1. Specification

BCD to Excess-3 code converter: Transforms BCD code for the decimal digits to Excess-3 code

- BCD code words for digits 0-9: 4-bit patterns 0000 to 1001, respectively
- Excess-3 code words for digits 0-9: 4-bit patterns consisting of 3 (binary 0011) added to each BCD code word

Design Example (Contd.)

2. Formulation

- Conversion of 4-bit codes can be easily formulated by a truth table

- BCD Variables:
A,B,C,D

- Excess-3 Variables:
W,X,Y,Z

- BCD Don't Cares
- 1010 to 1111

Input BCD A B C D	Output Excess-3 W X Y Z
0000	0011
0001	0100
0010	0101
0011	0110
0100	0111
0101	1000
0110	1001
0111	1010
1000	1011
1001	1011

Design Example (Contd.)

3. Optimization


a. 2-level using K-maps

$$W = A + BC + BD$$

$$X = \overline{B}C + \overline{B}D + B\overline{C}\overline{D}$$

$$Y = CD + \overline{C}\overline{D}$$

$$Z = \overline{D}$$



Design Example (Contd.)

3. Optimization (Contd.)

b. Multiple-level using transformations

$$W = A + BC + BD$$

$$X = \overline{B}C + \overline{B}D + B\overline{C}\overline{D}$$

$$Y = CD + \overline{C}\overline{D}$$

$$Z = \overline{D}$$

$$G = 7 + 10 + 6 + 0 = 23$$

- Perform extraction, finding factor:

$$T_1 = C + D$$

$$W = A + BT_1$$

$$X = \overline{B}T_1 + B\overline{C}\overline{D}$$

$$Y = CD + \overline{C}\overline{D}$$

$$Z = \overline{D}$$

$$G = 2 + 4 + 7 + 6 + 0 = 19$$

- An additional extraction using a Boolean transformation: ($\overline{C}\overline{D} = \overline{C+D} = \overline{T_1}$)

$$W = A + BT_1$$

$$X = \overline{B}T_1 + B\overline{T_1}$$

$$Y = CD + \overline{T_1}$$


$$Z = \overline{D}$$

$$G = 2 + 1 + 4 + 5 + 4 + 0 = 16$$

Design Example (Contd.)

4. Technology Mapping









- Mapping with a library containing inverters and 2-input NAND, 2-input NOR, and 2-2 AOI gates



Cell Libraries

- A collection of *cells* using a particular implementation *technology*
- *Cell characterization* - a detailed *specification* of a cell - often based on actual cell design and fabrication and measured values
 - Function: Schematic or logic diagram
 - Parameters: Area, Input loading, Delays
 - One or more cell templates for technology mapping
 - One or more hardware description language models
 - If automatic layout is to be used:
 - Physical layout of the cell circuit
 - A floorplan layout providing the location of inputs, outputs, power and ground connections on the cell


Example Cell Library

Cell Name	functions	Normalized Area	parameters		templates
	Cell Schematic		Typical Input Load	Typical Input-to-Output Delay	Basic Function Templates
Inverter		1.00	1.00	$0.04 + 0.012SL$	
2NAND		1.25	1.00	$0.05 + 0.014SL$	
2NOR		1.25	1.00	$0.06 + 0.018SL$	
2-2 AOI		2.25	0.95	$0.07 + 0.019SL$	

Mapping to NAND gates


- Assumptions:

- Cell library contains an inverter and n -input NAND gates, $n = 2, 3, \dots$




- NAND Mapping algorithms

1. Replace ANDs and ORs:




2. Repeat the following pair of actions until there is at most one inverter between:

- A circuit input or driving NAND gate output
- The attached NAND gate inputs




- Pushing inverters through circuit fan-out points

- Canceling inverter pairs



NAND Mapping Example



Verification Example: Manual Analysis


- Find the circuit truth table from the equations and compare to specification truth table:

Input BCD A B C D	Output Excess-3 WXYZ
0 0 0 0	0 0 1 1
0 0 0 1	0 1 0 0
0 0 1 0	0 1 0 1
0 0 1 1	0 1 1 0
0 1 0 0	0 1 1 1
0 1 0 1	1 0 0 0
0 1 1 0	1 0 0 1
0 1 1 1	1 0 1 0
1 0 0 0	1 0 1 1
1 0 0 1	1 1 0 0

The tables match!


Verification Example: Simulation

- Enter BCD-to-Excess-3 Code Converter Circuit Schematic



Verification Example: Simulation



- Enter waveform that applies all possible input combinations
 - Are all BCD input combinations present?
- Run the simulation of the circuit for 120 ns



- Do the simulation output combinations match the original truth table?

Logic Design for Finite-State Machine

- Next state and output determination: logic specification



Q_1	Q_0	X	D_1	D_0	Y
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	1	0	0
0	1	1	1	1	0
1	0	0	1	0	0
1	0	1	0	0	1
1	1	0	0	1	1
1	1	1	1	0	1

$$D_1 = XQ_0 + Q_1'Q_0 + X'Q_1Q_0$$

$$D_0 = XQ_1' + X'Q_1Q_0$$

$$Y = XQ_1 + Q_1Q_0$$