Calendar Event Schedule

Academic Calendar

Event Scheduled for Dec 16, 2011

Event: ECE Seminar - Power-Aware Testing for Low-Power VLSI Circuits - presented by Xiaoqing Wen Kyushu Inst. of Technology, Japan

Location: Information Technologies Engineering Building (ITEB) room 336

Time: 02:00 pm

Details of Event:
Please join us at:

Title: Power-Aware Testing for Low-Power VLSI Circuits
Prof. Xiaoqing Wen
Department of Computer Systems and Engineering
Kyushu Institute of Technology
Iizuka, Fukuoka 820-8502, Japan
Abstract:
This presentation first describes the basics of power dissipation in CMOS VLSI circuits. It goes on to highlight the difference between power dissipation in function mode and power dissipation in test mode, and lists the reasons why test power often become much higher than functional power for low-power VLSI circuits. This presentation then describes the widely used clocking scheme for at-speed scan testing, namely launch-on-capture (LOC), and shows the different characteristics of shift power and capture power in LOC-based at-speed scan testing. Based on that, a general low-power testing strategy is outlined, featuring the use of design-for-test (DFT) for reducing shift power and the use of test data manipulation for reducing capture power. This presentation then shows a few examples of state-of-the-art low-power test techniques for reducing shift and capture power. Finally, this presentation discusses future trends in the research and development of more advanced and sophisticated low-power test solutions for future low-power VLSI circuits.
Bio: Xiaoqing Wen received his B.E. degree from Tsinghua University, China, in 1986, his M.E degree from Hiroshima University, Japan, in 1990, and his Ph.D. degree from Osaka University, Japan, in 1993. He is currently a Professor at Kyushu Institute of Technology (KIT), Japan. Prior to joining KIT, he was with SynTest Technologies, Inc. (Sunnyvale, USA) for six years and served as Chief Technology Officer until 2003. Prof. Wen holds 31 US patents and 3 Japan patents on VLSI testing, most of them being used in commercial VLSI test design tools and 6 of them being licensed to LPTEX. He received the 2008 IEICE Information & Systems Society Best Paper Award for his research in low-power testing. He co-edited/co-authored two books: one on general VLSI testing and one on low-power testing. He is a senior member of IEEE.

Target Audience: Open to All

Sponsored By: Electrical and Computer Engineering

Pamphlet/Flyer: View file here


Back to previous page